Key responsibilities in your new role:
โ
โ
โAs a Verification Engineering Trainee, you will be working within the Compute and Memory IP Development teams in Bristol. You will take a responsible role in the verification of cutting-edge real time compute designs for the future of driving, including electric and autonomous cars.
- Development knowledge: Understand the process of developing IPs for the AURIXโข family and interpreting complex product specifications
- Collaboration: Collaborate with architecture and design teams and contribute across the team to solve challenges in achieving on-schedule delivery of high-quality subsystems
- Verification: Create verification environments and debug test failures using SystemVerilog UVM and learn to assess verification completion
- Tools and Efficiency: Use a range of software tools to enhance efficiency and ensure precision
- Innovation and Optimization: Explore machine learning and innovative methods to improve workflows
- Quality Assurance: Work with Infineonโs quality and functional safety process frameworks
โ
โ
โ
โ
โ
โYour Profile
Qualifications and skills to help you succeed:
โ
- Education: Degree in Engineering, Science, Technology, or Maths
- Verification Knowledge: Some experience in SystemVerilog, Specman-e, and SystemC would be a plus
- Scripting knowledge: basic understanding of scripting (Python)
- Electronic Design Automation Tools: Proficiency in EDA tools would be an advantage
- Working Style: Have good time management skills, and are a collaborative team player with strong interpersonal, creative, and analytical skills.
- Language skills: Are fluent in English
โ
โ
Please send us your CV in English so we can get to know you better!